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Abstract 
This paper presents a fourth-order bandpass 
sigma-delta modulator that has been designed using 
fully-differential switched-current circuits in a 0 . 8 ~  
CMOS technology. The modulator prototype has been 
obtained by applying a lowpass to bandpass transformation 
(Z-L-z-3 to a second-order lowpass EA modulator. 
Specifications are SNR260dB@2.5Mhz+15Khz, for a clock 
frequency of 1OMhz. Preliminary results from the 
fabricated prototype obtains the correct noise shaping up to 
2.5Mhz clock frequency. 
I. INTRODUCTION 
Bandpass oversampled ZA converters are very 
convenient for the front-end of modern narrow-band 
communication systems [l-31. Similar to lowpass, 
bandpass CA converters use oversampling and feedback 
of the quantization noise to exchange operation speed for 
resolution and thus increase robustness against 
unavoidable hardware parasitics and tolerances. 
Realizations of bandpass CA modulators using 
continuous-time circuits with off-chip LC resonators [4] 
and monolithic discrete-time switched-capacitor (SC) 
circuits [5-71 have been reported. These latter prototypes 
featured center frequencies in the range of 455kHz to 
10.7MHz, bandwidths in the range of lOKhz to 200Khz, 
and resolutions in the range of 9 to 14bit, in BiCMOS [7] 
or double-poly CMOS technology [5-61. However, since 
standard CMOS have only one poly layer it may be worth 
exploring the use of switched-currents (SI), which require 
only MOS transistors as design primitives [SI. Besides, 
these techniques show promise for higher operation speed 
than switched-capacitors [9], although this is a rather 
controversial issue. Some preliminary results in this 
direction have been presented recently in [IO]. 
This paper presents the architecture and 
implementation of an SI 4th-order bandpass CA converter 
in a 0.8pm CMOS d'gital technology. The prototype 
occupies 1.2x1.4 mm silicon area and the simulation 
results foresee 11.6 bit resolution for a signal of 2.5 Mhz * 
15 Khz with l0Mhz sampling frequency. 
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II. Architecture of the Modulator 
Fig. 1 shows the architecture chosen for the 
modulator, determined from a second-order lowpass 
prototype using the transformation Z-~->-Z-~  [ 5 ] .  Ths 
transformation maintains the stability properties of the 
lowpass prototype, whose practical use has been 
demonstrated in both SC and SI implementations [ll]. 
Assuming that the 1 bit quantizer in Fig. 1 can be modelled 
as an additional noise source with k effective gain, the 
modulator output is given as, 
Y ( 2 )  = z - ~ X  (z) + (1 + z - ~ )  2E (z) (1) 
where X(z) is the modulator input signal, Y(z) is the 
modulator output, and E(z) is the additional quantization 
noise source in the linear model. The transfer function of 
the input is a double-delay and the transfer function of the 
quantizationnoise has two transmission zeros inf44. This 
is the equivalent of the two zeros in DC of the lowpass 
prototype. 
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Fig. 1: Block Diagram of the Modulator 
Fig.2 presents the simulation results of the proposed 
architecture obtained using ASIDES [12], a simulator of 
the behavior level of CA modulators. Fig. 2a shows an 
FFT of the modulator output for a sinusoidal input of 
-6dB range centered on 2.5 Mhz to a clock frequency of 
1OMhz. The coefficient 0.5 offers a similar dynamic 
range in the output of both resonators as shown in the 
hlstogram of Fig. 2b; thus their design can be identical. 
III. Design of the modulator blocks 
A.Resonator SI 
The resonator block has been implemented using a 
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cascade of two backward-Euler integrator blocks with 
biquad feedback [7] as shown in Fig 3. Making A=B=+I 
and R=2, obtains the desired transfer function. This 
structure has been chosen from others by stability reasons, 
since its poles remain in the circle unit upon changes in the R 
coefficient. 
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Fig. 2: Behavior Simulations of the Modulator 
The implementation of the integrator with SI 
techniques is shown in Fig. 4. For maximum reduction of 
errors, we used a fully-differential regulated folded cascode 
structure [13]. The local feedback of this cell increases the 
input conductance and the dlfferential structure allows 
first-order cancellation of the clock feedthrough. The 
common mode feedback CMFB stage is shown as the 
thickest line. Delay versions have been used for the clock 
phases that control the steering switches. At the same time, 
minimal dummy transistors were used in the memory 
switches. 
The gain A is performed by scaling the memory 
transistors at the integrator output stage. Consequently, the 
coefficient R is reahzed by adding an additional output stage 
to the second integrator with -2 gain as show schematically 
in Fig. 5. 
The gain A is performed by scaling the memory 
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Fig. 3: Block Diagram of Resonator 
transistors at the integrator output stage. Consequently, the 
coefficient R is realized by addmg an additional output 
stage to the second integrator with -2 gain as show 
schematically in Fig. 5. 
Output Stage 
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Fig. 4: Regulated Folded-Cascode Integrator with CMFB 
Fig. 5: Simplified Schematic of the SI Resonator. 
B. I-bit D/A Converter 
Fig. 6 shows a schematic of the 1-bit DIA converter 
used, consisting of a current source controlled by the 
(;omparator output [I 17. The type of current source used has 
been chosen so that it resembles the structure of the cell 
memory. The two output currents change the flow direction 
depending on the comparator output. A small ofset is no 
serious problem for the modulator. Pmos switches are used 
dlue to the mpul voltage range required in the integrators. 
(7. I-bit Quantizer 
Fig. 7 shows the quantizer block diagram, made up of a 
regenerative latch [ 151 and an RS flip-flop that maintains 
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Fig. 6: 1-bit D/A Convertcr. 
the output value in the phase 
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Fig. 7: Block diagram of the Current Quantizer 
The regenerative latch operates as follows: the input 
currents are sampled in the complementary $2d phase since 
the switches are pmos, developing a small difference 
voltage through the nmos switch. When the nmos switch 
opens, the current which flows through this switch cuts off 
abruptly, and the latch impedance changes from positive to 
negative (positive feedback). Consequently, depending on 
the sign of the small difference of stored voltage, the latch 
output nodes ( R  and S )  will go to the positive or negative 
rail. A quick comparison is thus obtained with low input 
currer?t levels. 
IV. Simulation Results 
This section presents some results of the electrical 
simulation obtained throughout the design. Fig.8 shows 
several simulations made of the modulator blocks using 
HSPICE. Fig. 8a shows an analysis in AC of the cell 
memory, it presents 50 Mhz bandwidth. Transient 
simulation of this cell in the storage phase is shown in Fig. 
8b, v(out) is the gate voltage of the memory transistor, Fig. 
8c shows the time response of the integrator to a sinusoidal 
input of 5pA range and lMhz when sampled to 10Mhz. 
Finally, Fig. 8d shows a simulation of the time response of 
the Resonator block when it is excited by an impulse signal 
of lOpA range. The Resonator output should repeat the 
values in the ranges lOpA, 0, -10pA, 0 periodically. Since 
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Fig. 8: HSPICE Simulations of the Memory Cell and 
there are loss coefficients, the output range value attenuates. 
Fig 9 shows simulation of the SNR regarding the input 
range, taking into account the distinct non-linearities 
appearing in SI circuits. These have been measured using 
HSPICE and introduced in the ASIDES models for the 
modulator blocks The values of these errors are: finite 
conductance ratio error eg=0.04%, settling error e,=0.27%, 
and load injection error e,=0.23%. A variation of 1.0% in 
the value of R has also been considered. 
Resonator. 
V. Conclusions 
An SI bandpass XA modulator has been designed up to 
a layout level in a CMOS 0.8pm technology of AMs. The 
arquitecture is based in a second order lowpass prototype 
using the transformation z-'->-Y2. The SI cell memory used 
are fully differential regulated cascode to minimize the 
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errors. The predicted resolution is of 11.6 bits for a 
sampling frequency of 10Mhz applied to a signal centered 
on 2.5- with a bandwidth of 30Khz. Fig. 11 shows the 
entire Layout o f t  G circuit, including the pads with an 
area of 1.2~1.4” .. In addition to the modulator, a clock 
phase generator and a single-ended V-I to differential 
converter have been included to GaSG testing, as shown in 
Fig. 10. A preliminary experimental result from the 
fabricated prototype is shown in Fig. 12. This spectrum 
corresponds to the output of the bandpass modulator with 
2.5Mhz of clock frequency and a -8.2 dI3 sinusoidal 
input.The functionality of the SI bandpass is 
demonstrated, and better resolution and frequency are 
9 
expected. 
Fig 12: Preliminary Experimental Result. 
Fig. 9: SNR vs. relative range 
n n 
Fig. 10: IGut Buffer 
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